Intel displays tech to build extreme multi-chiplet packages 12 times the size of the largest AI processors, beating TSMC’s biggest — floorplan the size of a cellphone, armed with HBM5, 14A compute tiles and 18A SRAM

December 27, 2025

, By Tom’s Hardware

Intel displays tech to build extreme multi-chiplet packages 12 times the size of the largest AI processors, beating TSMC’s biggest — floorplan the size of a cellphone, armed with HBM5, 14A compute tiles and 18A SRAM

Share via:

Intel was the first company to build an explicitly disaggregated chiplet design, comprising 47 chiplets, with its Ponte Vecchio compute GPU for AI and HPC applications. This product still holds the record for the most populous multi-tile design, but Intel Foundry envisions something considerably more extreme: a multi-chiplet package that integrates at least 16 compute elements across eight base dies, 24 HBM5 memory stacks, and scales to 12X the size of the largest AI chips on the market ( 12x reticle…

Disclaimer

We strive to uphold the highest ethical standards in all of our reporting and coverage. We StartupNews.fyi want to be transparent with our readers about any potential conflicts of interest that may arise in our work. It’s possible that some of the investors we feature may have connections to other businesses, including competitors or companies we write about. However, we want to assure our readers that this will not have any impact on the integrity or impartiality of our reporting. We are committed to delivering accurate, unbiased news and information to our audience, and we will continue to uphold our ethics and principles in all of our work. Thank you for your trust and support.

Previous News

Test your 2025 Apple knowledge: 25 challenging questions

Next News

James Cameron Will Tell Us the Future of ‘Avatar,’ No Matter What

Tom’s Hardware

Popular

More Like this

Intel displays tech to build extreme multi-chiplet packages 12 times the size of the largest AI processors, beating TSMC’s biggest — floorplan the size of a cellphone, armed with HBM5, 14A compute tiles and 18A SRAM

December 27, 2025

, Published By Tom’s Hardware

Intel displays tech to build extreme multi-chiplet packages 12 times the size of the largest AI processors, beating TSMC’s biggest — floorplan the size of a cellphone, armed with HBM5, 14A compute tiles and 18A SRAM

Intel was the first company to build an explicitly disaggregated chiplet design, comprising 47 chiplets, with its Ponte Vecchio compute GPU for AI and HPC applications. This product still holds the record for the most populous multi-tile design, but Intel Foundry envisions something considerably more extreme: a multi-chiplet package that integrates at least 16 compute elements across eight base dies, 24 HBM5 memory stacks, and scales to 12X the size of the largest AI chips on the market ( 12x reticle…

Disclaimer

We strive to uphold the highest ethical standards in all of our reporting and coverage. We StartupNews.fyi want to be transparent with our readers about any potential conflicts of interest that may arise in our work. It’s possible that some of the investors we feature may have connections to other businesses, including competitors or companies we write about. However, we want to assure our readers that this will not have any impact on the integrity or impartiality of our reporting. We are committed to delivering accurate, unbiased news and information to our audience, and we will continue to uphold our ethics and principles in all of our work. Thank you for your trust and support.

Website Upgradation is going on for any glitch kindly connect at office@startupnews.fyi

Previous News

Test your 2025 Apple knowledge: 25 challenging questions

Next News

James Cameron Will Tell Us the Future of ‘Avatar,’ No Matter What

Tom’s Hardware

More like this

Popular

Block title